This is the mail archive of the
ecos-bugs@sourceware.org
mailing list for the eCos project.
[Bug 1001090] Added option to run system timer with internal clock
- From: bugzilla-daemon at bugs dot ecos dot sourceware dot org
- To: unassigned at bugs dot ecos dot sourceware dot org
- Date: Sun, 16 Jan 2011 17:08:11 +0000
- Subject: [Bug 1001090] Added option to run system timer with internal clock
- Auto-submitted: auto-generated
- References: <bug-1001090-777@http.bugs.ecos.sourceware.org/>
Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001090
Ilija Kocho <ilijak@siva.com.mk> changed:
What |Removed |Added
----------------------------------------------------------------------------
CC| |ilijak@siva.com.mk
--- Comment #3 from Ilija Kocho <ilijak@siva.com.mk> 2011-01-16 17:08:10 GMT ---
(In reply to comment #2)
> CYGSEM_HAL_SYSTICK_CLK_INTERNAL is a CDL option to be defined in the variant
> configuration. Is that ok or shall it be defined in the cortexm CDL?
I downloaded your parch and produced a CDL bool option into LPC17xx port ( Bug
1001114 ). Needles to say, works fine. Of course there is (always) a question
of flavor: a bool as is now or data - CDL defines CYGARC_REG_SYSTICK_CLK_SRC as
a choice between Int/Ext (no need for CYGSEM_HAL_SYSTICK_CLK_INTERNAL ).
Regarding your question: IMO this bit is a part of the Cortex-M architecture
and it would be good if Cortex-M architecture CDL reflects it.
--
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are the assignee for the bug.