This is the mail archive of the ecos-bugs@sourceware.org mailing list for the eCos project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug1001300] problÃme de commutation des taches


Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001300

--- Comment #5 from atef <benhajatef@yahoo.fr> 2011-08-05 13:06:45 BST ---
(In reply to comment #4)
> First of all IÂwant toÂthankÂyou for your help.ÂHere isÂa description of the
> architecture thatÂIÂused andÂdebugger.
>  GdbServer tool is a software debugger for SocLib. It listens for TCP
> connection from Gnu GDB clients :GNU gdb 7.0 
> platform mips32_soclib contains:
>  *processor mips32 : It implements all instructions defined in the MIPS32
> architecture specification, with the following limitations:
> The floating point instructions are supported, FPU exception detection is
> partially implemented
> The Mips virtual memory instructions are not supported. The MMU is implemented
> as an external TLB (SoCLib generic).
> Both little-endian and big-endian implementations are available.
> Mips defines 6 interrupts lines. The handling and prioritization of the
> interrupts is deferred to software
>  *VciXicu:  memory mapped Hardware interrupt + Timer + IPI controller 
>  *Segment of Ram

(In reply to comment #4)
> First of all IÂwant toÂthankÂyou for your help.ÂHere isÂa description of the
> architecture thatÂIÂused andÂdebugger.
>  GdbServer tool is a software debugger for SocLib. It listens for TCP
> connection from Gnu GDB clients :GNU gdb 7.0 
> platform mips32_soclib contains:
>  *processor mips32 : It implements all instructions defined in the MIPS32
> architecture specification, with the following limitations:
> The floating point instructions are supported, FPU exception detection is
> partially implemented
> The Mips virtual memory instructions are not supported. The MMU is implemented
> as an external TLB (SoCLib generic).
> Both little-endian and big-endian implementations are available.
> Mips defines 6 interrupts lines. The handling and prioritization of the
> interrupts is deferred to software
>  *VciXicu:  memory mapped Hardware interrupt + Timer + IPI controller 
>  *Segment of Ram

-- 
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]