This is the mail archive of the
ecos-discuss@sources.redhat.com
mailing list for the eCos project.
Re: AT91 bad IRQ/FIQ priority handling?
- From: Andrew Lunn <andrew at lunn dot ch>
- To: Andrea Michelotti <amichelotti at atmel dot com>
- Cc: ecos-discuss at sources dot redhat dot com
- Date: Tue, 14 Sep 2004 11:19:57 +0200
- Subject: Re: [ECOS] AT91 bad IRQ/FIQ priority handling?
- References: <030001c49a38$e1ed7c20$0b0110ac@ipitec.it>
On Tue, Sep 14, 2004 at 10:57:34AM +0200, Andrea Michelotti wrote:
> Hi everybody,
> looking at at91_misc.c :
>
> int hal_IRQ_handler(void)
>
> I think there is a bug in irq fiq priority when a FIQ and an IRQ are arised
> together.
> In this case IVR reading updates ISR but with the IRQ number not with the
> FIQ one. Then
> the irq is served instead of fiq (changing SMR priority doesn't change order
> always IRQ before FIQ) .
> Is this behavior considered a bug?
> I did several trials with my jtst board a new Atmel board with an ARM7+DSP
> embedded (where the DSP generates almost simulataneous FIQs and IRQs).
> I did a simple patch that solve my problem that is a mix of old and new ecos
> irq handling method.
I know when i last looked, FIQ was not really supported. I have used
the FIQ on an ebsa285 but i did that with my own interrupt handling
code one the FIQ vector using cyg_interrupt_set_vsr().
Probably the best thing to do is clean up you patch and then post it
so we can discuss it.
Andrew
--
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss