This is the mail archive of the
ecos-discuss@sourceware.org
mailing list for the eCos project.
STM32 interrupt definitions
- From: Simon Kallweit <simon dot kallweit at intefo dot ch>
- To: eCos Disuss <ecos-discuss at ecos dot sourceware dot org>
- Date: Mon, 24 Nov 2008 13:57:12 +0100
- Subject: [ECOS] STM32 interrupt definitions
Hi
Chris Holgate discovered a little inconsistency in the interrupt vector
definitions, we have:
#define CYGNUM_HAL_INTERRUPT_DMA0_CH1
(11+CYGNUM_HAL_INTERRUPT_EXTERNAL)
#define CYGNUM_HAL_INTERRUPT_DMA0_CH2
(12+CYGNUM_HAL_INTERRUPT_EXTERNAL)
...
and
#define CYGNUM_HAL_INTERRUPT_DMA2_CH1
(56+CYGNUM_HAL_INTERRUPT_EXTERNAL)
#define CYGNUM_HAL_INTERRUPT_DMA2_CH2
(57+CYGNUM_HAL_INTERRUPT_EXTERNAL)
...
In the STM32 reference manual the first set is named only DMA, the
second set DMA2, which seems inconstant too. Can we agree to call them
DMA1/DMA2?
Simon
--
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss