This is the mail archive of the
mailing list for the eCos project.
Change exceptions and interrupts Base for MIPS32
- From: Elad Yosef <elad dot yosef at gmail dot com>
- To: ecos-discuss at ecos dot sourceware dot org
- Date: Wed, 2 Feb 2011 10:18:16 +0200
- Subject: [ECOS] Change exceptions and interrupts Base for MIPS32
My target is MIPS32 4KEc (not the 4Kc)
In this CPU, I can configure the base address for exceptions/interrupts.
The fetch/reset address is always 0xBFC0:0000 and resides inside a ROM
The ROM is very small. The ROM code only enables the flash device and
jumps to the RedBoot code in the flash (reset_vector code)
The Flash device is not mapped to 0xBFC0:0000, according to my platform.
My issue here is:
Where is the best location to update the base address?
variant_init? platfrom_init ? or even in earlier stage inside _start ?
I'll publish the code according to the license.
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss