This is the mail archive of the ecos-discuss@sourceware.org mailing list for the eCos project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
Hi all, Does anyone successful porting Redboot for TWRK70F120M hardware board? I have edited HAL of TWRK60N512 to use as TWRK70F120M. It can run but I don't now how to add SDRAM of K70 into linker file and use it. Attached files are linker file that I edited to use SDRAM, I have initialized PLL0 and PLL1 then DDR registers. I can access SDRAM by hard address (like 0x70001000). But when I load a binary file into SDRAM, it shown the warrning as bellow: <code> RedBoot> load -r -v -h 10.207.215.87 -m tftp -b 0x70008000 Image Specified address (0x70008000) is not believed to be in RAM - continue (y/n)? y </code> If you have any ideas about the problems, please let me know :). If anyone have ported Redboot to K70 or successful in using SDRAM please share me :). I'm looking forward to hearing from you. Thank all of you.
// eCos memory layout #ifndef __ASSEMBLER__ #include <cyg/infra/cyg_type.h> #include <stddef.h> #endif #define CYGMEM_REGION_sram (0x20000000 - CYGHWR_HAL_KINETIS_SRAM_BANK_SIZE) #define CYGMEM_REGION_sram_SIZE (CYGHWR_HAL_KINETIS_SRAM_BANK_SIZE) #define CYGMEM_REGION_sram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W) #define CYGMEM_REGION_ram (0x20000000) #define CYGMEM_REGION_ram_SIZE (CYGHWR_HAL_KINETIS_SRAM_BANK_SIZE-CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE) #define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W) #define CYGMEM_REGION_flash (0x00000000) #define CYGMEM_REGION_flash_SIZE (CYGHWR_HAL_KINETIS_FLASH_SIZE) #define CYGMEM_REGION_flash_ATTR (CYGMEM_REGION_ATTR_R) #define CYGMEM_REGION_dram (0x70000000) #define CYGMEM_REGION_dram_SIZE (0x08000000) #define CYGMEM_REGION_dram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W) #ifndef __ASSEMBLER__ extern char CYG_LABEL_NAME (__heap1) []; #endif #define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1)) #define CYGMEM_SECTION_heap1_SIZE (CYGMEM_REGION_ram+CYGMEM_REGION_ram_SIZE - (size_t) CYG_LABEL_NAME (__heap1))
Attachment:
mlt_kinetis_flash_sram2s_rom.ldi
Description: Binary data
-- Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |